Print Page
LC4032V-75TN48E
CPLD, 32 Macrocells, 32 I/O's, TQFP, 48 Pins, 75
Image is for illustrative purposes only. Please refer to product description.
ManufacturerLATTICE SEMICONDUCTOR
Manufacturer Part NoLC4032V-75TN48E
Order Code4410692
Technical Datasheet
199 In Stock
Need more?
199 Delivery in 3-4 Business Days(UK stock)
| Quantity | Price |
|---|---|
| 1+ | HK$57.200 |
| 10+ | HK$53.690 |
| 25+ | HK$50.170 |
| 50+ | HK$48.900 |
| 100+ | HK$47.950 |
| 250+ | HK$47.290 |
| 500+ | HK$47.210 |
Price for:Each
Minimum: 1
Multiple: 1
HK$57.20
Add Part No. / Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
This number will be added to the Order Confirmation, Invoice, Dispatch note, Web confirmation Email and Product Label.
Product Information
ManufacturerLATTICE SEMICONDUCTOR
Manufacturer Part NoLC4032V-75TN48E
Order Code4410692
Technical Datasheet
CPLD Type-
No. of Macrocells32Macrocells
No.of User I/Os32I/O's
IC Case / PackageTQFP
No. of Pins48Pins
Speed Grade75
Process TechnologyCMOS
IC MountingSurface Mount
Operating Temperature Min-40°C
Operating Temperature Max130°C
Product Range-
Qualification-
SVHCNo SVHC (25-Jun-2025)
Product Overview
LC4032V-75TN48E is an ispMACH 4000 In-System programmable SuperFAST high-density PLD. The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention, and density migration.
- Enhanced macrocells with individual clock, reset, preset and clock enable controls
- Up to four global OE controls, individual local OE control per I/O pin
- Excellent First-Time-Fit™ and refit, Fast path, SpeedLocking™ path, and wide-PT path
- Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders
- Superior solution for power-sensitive consumer applications
- 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces
- Hot-socketing, open-drain capability, input pull-up, pull-down or bus-keeper
- 3.3V PCI compatible, IEEE 1149.1 boundary scan testable
- 32 macrocells, 3.3V voltage, 7.5 tPD
- 48-pin TQFP package, -40 to 130°C extended temperature rating
Technical Specifications
CPLD Type
-
No.of User I/Os
32I/O's
No. of Pins
48Pins
Process Technology
CMOS
Operating Temperature Min
-40°C
Product Range
-
SVHC
No SVHC (25-Jun-2025)
No. of Macrocells
32Macrocells
IC Case / Package
TQFP
Speed Grade
75
IC Mounting
Surface Mount
Operating Temperature Max
130°C
Qualification
-
Technical Docs (1)
Legislation and Environmental
Country of Origin:
Country in which last significant manufacturing process was carried outCountry of Origin:Malaysia
Country in which last significant manufacturing process was carried out
Country in which last significant manufacturing process was carried outCountry of Origin:Malaysia
Country in which last significant manufacturing process was carried out
Tariff No:85423990
US ECCN:EAR99
EU ECCN:NLR
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (25-Jun-2025)
Download Product Compliance Certificate
Product Compliance Certificate
Weight (kg):.000144